Pokechu22 14119c86a4 DSPInterpreter: Fix IsLess ... `IsLess` would incorrectly return true if both `SR_OVERFLOW` and `SR_SIGN` are set, as `(sr & SR_OVERFLOW) != (sr & SR_SIGN)` becomes `SR_OVERFLOW != SR_SIGN` which is true as the two masks are different. This broke in e651592ef5. This issue only affected the DSP LLE Interpreter, and not the DSP LLE JIT. I've also included a simple test case for this. `ax0.l` (on the top left) is set to 0 if the instruction following `IFL` does not execute and to 1 if it is executed.		2021-08-15 19:45:44 -07:00
..
accelerator_loop_test.ds	DSPSpy: Add a test for accelerator loop	2017-09-22 20:17:38 +02:00
accelerator_test.ds
andc_ls_test.ds
arith_test.ds
dr_test.ds
dsp_base.inc	DSPSpy: save and restore $sr properly	2020-06-08 04:21:41 +01:00
dsp_test.ds	DSPSpy: save and restore $sr properly	2020-06-08 04:21:41 +01:00
ir_test.ds
ld_test.ds
less_test.ds	DSPInterpreter: Fix IsLess	2021-08-15 19:45:44 -07:00
mul_test.ds
neg_test.ds
op_test.ds
unk_regs_test.ds