dahjah/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2026-04-03 11:28:07 -06:00
Code Issues Packages Projects Releases Wiki Activity

SPU LLVM: CEQHI pattern

Browse Source
This commit is contained in:
Elad 2026-02-24 15:16:25 +02:00
parent 2e4ee9c9b6
commit fbdbf8addf
1 changed files with 48 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
rpcs3/Emu/Cell/SPULLVMRecompiler.cpp
View File

@ -6286,11 +6286,59 @@ public:
void CEQI(spu_opcode_t op)
{
// CEQHI following a comparison instruction (compare-equal negation)
if (!m_interp_magn && !op.si10 && match_vr<s32[4]>(op.ra, [&](auto c, auto MT)
{
using VT = typename decltype(MT)::type;
using VT_HALF = s16[8];
if (auto [ok, a, b] = match_expr(c, bitcast<VT>(sext<VT_HALF>(match<VT_HALF>() == match<VT_HALF>())) << 16 >> 16); ok && m_block->block_wide_reg_store_elimination)
{
set_vr(op.rt, bitcast<VT>(sext<VT_HALF>(a != b)) << 16 >> 16);
return true;
}
if (auto [ok, a, b] = match_expr(c, sext<VT>(MT == MT)); ok)
{
set_vr(op.rt, sext<VT>(a != b));
return true;
}
return false;
}))
{
return;
}
set_vr(op.rt, sext<s32[4]>(get_vr(op.ra) == get_imm(op.si10)));
}
void CEQHI(spu_opcode_t op)
{
// CEQHI following a comparison instruction (compare-equal negation)
if (!m_interp_magn && !op.si10 && match_vr<s16[8]>(op.ra, [&](auto c, auto MT)
{
using VT = typename decltype(MT)::type;
using VT_HALF = s8[16];
if (auto [ok, a, b] = match_expr(c, bitcast<VT>(sext<VT_HALF>(match<VT_HALF>() == match<VT_HALF>())) << 8 >> 8); ok && m_block->block_wide_reg_store_elimination)
{
set_vr(op.rt, bitcast<VT>(sext<VT_HALF>(a != b)) << 8 >> 8);
return true;
}
if (auto [ok, a, b] = match_expr(c, sext<VT>(match<VT>() == match<VT>())); ok)
{
set_vr(op.rt, sext<VT>(a != b));
return true;
}
return false;
}))
{
return;
}
set_vr(op.rt, sext<s16[8]>(get_vr<u16[8]>(op.ra) == get_imm<u16[8]>(op.si10)));
}